ATMEGA649V-8MI【PDF 21/146 页】IC AVR MCU FLASH 64K 1.8V 64QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1905

17页 18页 19页 20页 [21页]22页 23页 24页 25页

2552K–AVR–04/11

ATmega329/3290/649/6490

8.1.4

Asynchronous Timer Clock – clk

ASY

The Asynchronous Timer clock allows the Asynchronous Timer/Counter and the LCD controller

to be clocked directly from an external clock or an external 32kHz clock crystal. The dedicated

clock domain allows using this Timer/Counter as a real-time counter even when the device is in

sleep mode. It also allows the LCD controller output to continue while the rest of the device is in

sleep mode.

ADC Clock – clk

ADC

The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks

in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion

results.

8.2

Clock Sources

The device has the following clock source options, selectable by Flash Fuse bits as shown

below. The clock from the selected source is input to the AVR clock generator, and routed to the

appropriate modules.

Note:

1. For all fuses “1” means unprogrammed while “0” means programmed.

The various choices for each clocking option is given in the following sections. When the CPU

wakes up from Power-down or Power-save, the selected clock source is used to time the start-

up, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts

from reset, there is an additional delay allowing the power to reach a stable level before com-

mencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the

start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 8-

2. The frequency of the Watchdog Oscillator is voltage dependent as shown in “Typical Charac-

teristics” on page 335.

8.2.1

Default Clock Source

The device is shipped with CKSEL = “0010”, SUT = “10”, and CKDIV8 programmed. The default

clock source setting is the Internal RC Oscillator with longest start-up time and an initial system

clock prescaling of 8. This default setting ensures that all users can make their desired clock

source setting using an In-System or Parallel programmer.

Table 8-1.

Device Clocking Options Select

(1)

Device Clocking Option

CKSEL3..0

External Crystal/Ceramic Resonator

1111 - 1000

External Low-frequency Crystal

0111 - 0110

Calibrated Internal RC Oscillator

0010

External Clock

0000

Reserved

0011, 0001, 0101, 0100

Table 8-2.

Number of Watchdog Oscillator Cycles

Typ Time-out (V

CC = 5.0V)

Typ Time-out (V

CC = 3.0V)

Number of Cycles

4.1ms

4.3ms

4K (4,096)

65ms

69ms

64K (65,536)

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式